

10/075121



BEST AVAILABLE COPY

U.S. UTILITY Patent Application

PATENT NUMBER and  
ISSUE DATE

APPL NUM 10075121	FILING DATE 02/13/2002	CLASS 710	SUBCLASS 305	GAU 2181	EXAMINER Wang PATEL
**APPLICANTS: Bolt Thomas; Moon William; 2112					
**CONTINUING DATA VERIFIED:					
** FOREIGN APPLICATIONS VERIFIED:					
PG-PUB <input type="checkbox"/> DO NOT PUBLISH <input type="checkbox"/>		RESCIND <input type="checkbox"/>			
Foreign priority claimed <input type="checkbox"/> yes <input type="checkbox"/> no		35 USC 119 conditions met <input type="checkbox"/> yes <input type="checkbox"/> no		ATTORNEY DOCKET NO	
Verified and Acknowledged Examiners's initials				Q02-1031-US1	
TITLE : Use of the universal serial bus as an internal architecture within IDE disk array					
U.S. DEPT. OF COMM./PAT. & TM-PTO-436L (Rev. 12-94)					

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Total Claims	Print Claim for O.G.
		DRAWING	
		Sheets Drwg.	Figs. Drwg.
		Print Fig.	
		Application Examiner	
		PREPARED FOR ISSUE	
		WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.	

## ISSUE FEE

Amount Due      Date Paid

☐ TERMINAL  
DISCLAIMER

Assistant Examiner

Primary Examiner

FILED WITH:

☐ DISK (CRF)☐ CD-ROM

(Attached in pocket on right inside flap)